OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 154

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 irq is cleared after the release_buffer command. This bug was entered with
changes for the edge triggered interrupts.
igorm 7292d 02h /
153 Arbitration capture register changed. SW reset (setting the reset_mode bit)
doesn't work as HW reset.
igorm 7299d 22h /
152 Fixes for compatibility after the SW reset. igorm 7304d 04h /
151 When CAN was reset by setting the reset_mode signal in mode register, it
was possible that CAN was blocked for a short period of time. Problem
occured very rarly.
igorm 7306d 22h /
150 This commit was manufactured by cvs2svn to create tag 'rel_24'. 7325d 22h /
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7325d 22h /
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7328d 05h /
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 7328d 05h /
146 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7328d 10h /
145 Arbitration bug fixed. igorm 7328d 10h /
144 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7475d 02h /
143 Bit acceptance_filter_mode was inverted. igorm 7475d 02h /
142 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7494d 01h /
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7494d 01h /
140 I forgot to thange one signal name. igorm 7548d 23h /
139 Signal bus_off_on added. igorm 7549d 00h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7588d 02h /
137 Header changed. mohor 7588d 02h /
136 Error counters changed. mohor 7588d 02h /
135 Header changed. mohor 7588d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.