OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] - Rev 52

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 add the macro DEBUG_OUTPUT for the general debug information output simon111 5202d 12h /
51 remove the using to iverilog and veriwell simon111 5552d 13h /
50 add some documents simon111 5553d 05h /
49 group_decrypt module simulate success simon111 5559d 02h /
48 improve key_schedule module simon111 5564d 01h /
47 add bin prepare function simon111 5564d 05h /
46 delete key_comupter module and testbench simon111 5564d 12h /
45 improve makefile simon111 5566d 06h /
44 improve some module , strip warnings simon111 5568d 01h /
43 improve group_decrypt module simon111 5568d 03h /
42 add group_decrypt module simon111 5568d 09h /
41 add three moudule ts_serial_out ts_sync key_cnt simon111 5568d 22h /
40 add timescale.v file and fix a bug in key_schedule module simon111 5569d 03h /
39 add usb controler module simon111 5569d 06h /
38 improve the ledseg control module
the register h must be 2bits width
simon111 5570d 00h /
37 improve write_data systemcall, simon111 5570d 05h /
36 improve read_date vpi sytemcall, add offset and size argument simon111 5570d 07h /
35 csa cli support binary test data simon111 5570d 11h /
34 add binary test date (only sw_sim now ) simon111 5570d 13h /
33 improve ledseg controler module simon111 5571d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.