OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 347

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
347 Added information about running with Icarus Verilog olof 4707d 22h /
346 Updated project location olof 4708d 00h /
345 Temporarily disable failing tests olof 4708d 02h /
344 bit 9 in phy control register is self clearing olof 4714d 04h /
343 Address miss should not be asserted on short frames olof 4718d 00h /
342 Added cast to avoid inequality when comparing different data types olof 4718d 00h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4718d 00h /
340 Don't fail if log dir already exists olof 4718d 22h /
339 Added basic support for Icarus Verilog olof 4719d 21h /
338 root 5512d 03h /
337 root 5568d 05h /
336 Added old uploaded documents to new repository. root 5569d 08h /
335 New directory structure. root 5569d 08h /
334 Minor fixes for Icarus simulator. igorm 7017d 10h /
333 Some small fixes + some troubles fixed. igorm 7017d 22h /
332 Case statement improved for synthesys. igorm 7031d 03h /
331 Tests for delayed CRC and defer indication added. igorm 7046d 05h /
330 Warning fixes. igorm 7046d 05h /
329 Defer indication fixed. igorm 7046d 06h /
328 Delayed CRC fixed. igorm 7046d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.