OpenCores
URL https://opencores.org/ocsvn/miniuart2/miniuart2/trunk

Subversion Repositories miniuart2

[/] - Rev 23

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 This commit was generated by cvs2svn to compensate for changes in r22, which
included commits to RCS files with non-trunk default branches.
philippe 7836d 09h /
22 no message philippe 7836d 09h /
21 This commit was manufactured by cvs2svn to create branch 'avendor'. 7836d 09h /
20 This commit was generated by cvs2svn to compensate for changes in r19, which
included commits to RCS files with non-trunk default branches.
philippe 7836d 09h /
19 no message philippe 7836d 09h /
18 no message philippe 7839d 09h /
17 Header and formating modif
modif on line 81: if (SampleCnt = 1 and BitPos >= 2) then -- Sample RxD on 1
philippe 7839d 09h /
16 Header and formating modif philippe 7839d 09h /
15 changed mail address philippe 7960d 09h /
14 no message philippe 8086d 13h /
13 no message philippe 8086d 13h /
12 Asserted TxD High on power on. (Added the line TxD <= '1').
Otherwise, the transmitter start with the Tx line low.
philippe 8086d 13h /
11 no message philippe 8129d 13h /
10 Prohibited SampleCnt to overflow over 3.
(This is just a security-not needed for the
design to reun correctly)
philippe 8129d 13h /
9 Corrected bug on LoadA signal in Txunit.vhd.
Load signal is now correctly sampled by BR_CLK.
philippe 8129d 13h /
8 Modified and detailed the Baudrate tolerance section philippe 8149d 11h /
7 no message philippe 8149d 11h /
6 Modified signal names to match port map philippe 8149d 11h /
5 no message philippe 8184d 11h /
4 This commit was manufactured by cvs2svn to create tag 'aversion'. 8184d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.