URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 66

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
66	added asymmetric ram structures to support a more performant ramstyle. defined for xilinx and altera, not tested with other tools.	JonasDC	4106d 01h	/
65	updated plb interface, now modulus is selectable and, fifo depth is adjustable. updated makefile with new sources and update component in package	JonasDC	4113d 17h	/
64	added synthesis reports of xilinx and altera	JonasDC	4113d 23h	/
63	now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx	JonasDC	4113d 23h	/
62	not used anymore	JonasDC	4114d 01h	/
61	updated comments, added optional altera constraint	JonasDC	4114d 02h	/
60	generic version of the fifo, not device specific anymore, uses dpram_generic updated comments of RAM templates.	JonasDC	4116d 16h	/
59	added templates that correctly infer RAM, for dual port en true dual port RAM added general functions file, (used in the two RAM templates)	JonasDC	4116d 16h	/
58	made fifo full a warning	JonasDC	4119d 16h	/
57	new fifo design, is now generic (verified with altera and xilinx) and uses block ram	JonasDC	4119d 16h	/
56	this is a branch to test performance of a new style of ram	JonasDC	4119d 19h	/
55	updated resource usage in comments	JonasDC	4120d 16h	/
54	generic fifo design: correctrly inferred by xilinx and altera	JonasDC	4120d 16h	/
53	correctly inferred ram for altera dual port ram	JonasDC	4120d 23h	/
52	correct inferring of blockram, no additional resources.	JonasDC	4120d 23h	/
51	true dual port ram for xilinx	JonasDC	4121d 00h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	4121d 00h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	4132d 19h	/
48	Tag of the starting version of the project	JonasDC	4132d 19h	/
47	added documentation for the IP core.	JonasDC	4200d 23h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 66

Filtering Options