OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 568

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4893d 08h /
567 ORPSoC ethmac test and diagnosis software program updates. julius 4893d 11h /
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4902d 23h /
565 Fixes to gdbserver, updated tests for newlib. jeremybennett 4905d 00h /
564 Update docs for new modules sub directory olof 4905d 20h /
563 Search for external cores in <board>/modules path olof 4905d 21h /
562 ORPSoC - board modelsim makefile tab/space fixup julius 4913d 05h /
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4913d 05h /
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.		 julius 4913d 20h /
559 or1ksim - spr-def.sh fix for timer julius 4914d 17h /
558 ORPSoC makefile script fragments update. julius 4916d 09h /
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4918d 06h /
556 or1ksim - added performance counters unit and test for it. julius 4918d 23h /
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4919d 00h /
554 Bug fix. jeremybennett 4919d 23h /
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4920d 00h /
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4920d 07h /
551 Fixed typo (disble->disable) in cache disable functions. yannv 4922d 04h /
550 Turned off verbose output in script. Documented diagnostics in testing. jeremybennett 4922d 04h /
549 Clarified meaning of DEJAGNU. jeremybennett 4922d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.