OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 689

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
689 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4650d 20h /
688 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4650d 20h /
687 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4650d 20h /
686 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4650d 20h /
685 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4650d 20h /
684 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4650d 20h /
683 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4650d 21h /
682 Fixed error message in Makefile skrzyp 4651d 04h /
681 Updated to reflect latest scripts and creation of separate directory for development versions. jeremybennett 4651d 18h /
680 New directory structure for development tool chain tracking upstream mainline. jeremybennett 4651d 18h /
679 Allow setting the boot address as an external
parameter. If no parameter is used, the value
from OR1200_BOOT_ADR will be used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>		 olof 4651d 20h /
678 added credits skrzyp 4651d 23h /
677 atlys: add 2-clock synchronizer chain for ddr2_calib_done

The signal ddr2_calib_done signal comes from the ddr2 clock domain,
while wb_req is treating it as if it came from wb_clk domain. As a
result the timing analysis tool assumed a worst case scenario of 5ns
between the two domains and the results were miserable.

While we can argue that this is a multi-cycle path, the fact is that
ddr2_calib_done feeds into multiple logic sinks and can potentially
cause meta-stability issue in the design. The solution is to add a
2-clock meta-stability filter to address both the timing problems and
the meta-stability concern.

Signed-off-by: Jason Zheng <jxzheng@gmail.com>
Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
Acked-by: Olof Kindgren <olof.kindgren@orsoc.se>		 stekern 4659d 22h /
676 Add a libgloss definition file for the new ORSoC OpenRISC development board

Signed-off-by: Olof Kindgren <olof at opencores.org>
acked-by: Yann Vernier <yann.vernier at orsoc.se>		 olof 4668d 04h /
675 FreeRTOSV6.1.1
Source cleanup
Add redzone beyond the stack pointer		 filepang 4690d 15h /
674 or1200: Fix for Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled julius 4694d 04h /
673 Multiple 64-bit fixes (mostly sign and size of constants). Fix bug #1. yannv 4727d 00h /
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.		 julius 4730d 15h /
671 ORPSoC: Fix for Bug 75 - or1200-except and or1200-ticksyscall regression tests failing due to change in memory model julius 4730d 15h /
670 Changing bugurl as we have bugzilla now olof 4730d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.