OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 79

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Fixed retry loop in or_debug_proxy, hopefully more stable when physically resetting the board julius 5239d 07h /
78 Fixed typo in Silos workaround script rherveille 5240d 03h /
77 Added support for Silvaco's Silos simulator
Added workaround for Silos's exit code behaviour		 rherveille 5240d 03h /
76 Added: +libext+.v
Added: +incdir+.		 rherveille 5241d 02h /
75 Fixed toolchain script's cygwin ncurses check julius 5246d 05h /
74 Toolchain script fix for ncurses header checking julius 5264d 08h /
73 toolchain script error fix julius 5264d 08h /
72 Toolchain install script: or1ksim location changed, few tweaks julius 5267d 05h /
71 ORPSoC board builds, adding readmes julius 5283d 12h /
70 ORPSoC cycle accurate trace generation now compatible with latest version of Verilator \(3.800\) - This will break VCD generation on systems which earlier verilator versions\! julius 5287d 17h /
69 ORPSoC xilinx ml501 board update - added ethernet eupport and software test julius 5287d 18h /
68 Fixed up a couple of Makefile things in ORPSoCv2 julius 5290d 09h /
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5290d 12h /
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5310d 10h /
65 ORPSoCv2 update: or1200_defines DVRDCR value, verilog testbench uart decoder fix julius 5314d 16h /
64 Trying to fix the system c model jtagsc.h checkout problem, also removed dependency generation in the system c modules makefile. julius 5317d 11h /
63 Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores. julius 5327d 09h /
62 This material is part of the separate website downloads directory. jeremybennett 5338d 12h /
61 The build directory should not be part of the SVN configuration. jeremybennett 5338d 12h /
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5345d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.