OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 61

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7952d 08h /
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7952d 08h /
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7952d 09h /
58 Removed all logic from asynchronous reset network mihad 7957d 09h /
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7957d 15h /
56 Number of state bits define was removed mihad 7958d 06h /
55 Changed state machine encoding to true one-hot mihad 7958d 07h /
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7991d 08h /
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7991d 12h /
52 Oops, never before noticed that OC header is missing mihad 7991d 16h /
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7991d 16h /
50 Got rid of undef directives mihad 7994d 08h /
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7994d 08h /
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7994d 08h /
47 Known issues repaired mihad 7994d 14h /
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7999d 08h /
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8000d 14h /
44 Added for testing of Configuration Cycles Type 1 mihad 8000d 14h /
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8000d 15h /
42 Removed out of date files mihad 8012d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.