URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 76

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7968d 16h	/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7971d 16h	/
74	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7971d 17h	/
73	Bug fixes, testcases added.	mihad	7971d 17h	/
72	* empty log message *	mihad	8018d 21h	/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	8026d 12h	/
70	This commit was manufactured by cvs2svn to create tag 'rel_2'.		8063d 20h	/
69	Changed BIST signal names etc..	mihad	8063d 20h	/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	8067d 05h	/
67	Changed BIST signals for RAMs.	tadejm	8067d 10h	/
66	Changed empty status generation in pciw_fifo_control.v	mihad	8070d 20h	/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	8073d 19h	/
64	The testcase I just added in previous revision repaired	mihad	8073d 21h	/
63	Added additional testcase and changed rst name in BIST to trst	mihad	8073d 23h	/
62	Added BIST signals for RAMs.	mihad	8076d 16h	/
61	This commit was manufactured by cvs2svn to create tag 'rel_1'.		8084d 15h	/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	8084d 15h	/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	8084d 17h	/
58	Removed all logic from asynchronous reset network	mihad	8089d 17h	/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	8089d 23h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] - Rev 76

Filtering Options