URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 111

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
111	split or1200 out into seperate test suite	jt_eaton	4810d 16h	/
110	split out more ip-xact components added sw sources	jt_eaton	4822d 14h	/
109	removed unused file	jt_eaton	4825d 13h	/
108	removed unneeded files	jt_eaton	4826d 20h	/
107	added designCfg files to all modules	jt_eaton	4826d 22h	/
106	checked in orp_soc project step 2	jt_eaton	4832d 15h	/
105	moved or1200_monitor from testbench to dut	jt_eaton	4835d 12h	/
104	fixed search in preprocessor script added initial orp_soc project	jt_eaton	4837d 12h	/
103	added user guide resynced to local repository	jt_eaton	4857d 13h	/
102	all ip-xact files now readable by kactus2	jt_eaton	4919d 08h	/
101	Added new designs for minsoc release candidate convert tool set to parse proper ip-xact THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT	jt_eaton	4920d 10h	/
100	created workspace prroject=fpga_mrisc for single compile general cleanup	jt_eaton	4932d 18h	/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4975d 10h	/
98	removed unneeded sim	jt_eaton	5011d 14h	/
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	5011d 15h	/
96	hierConnections now create ports	jt_eaton	5085d 11h	/
95	added first cut at busdefs added clock reset enable pads and jtag_rpc	jt_eaton	5094d 09h	/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	5121d 10h	/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	5133d 23h	/
92	all testbenchs now built from /sim/xml files bench /models now in Testbench	jt_eaton	5139d 00h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] - Rev 111

Filtering Options