OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 125

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
125 Added two new 6502 cores in www.6502.org

cleaned up sogen xml files and added module name control
jt_eaton 4305d 08h /
124 beta release candidate 1
changed design.xml name
aligned schema with filesystem
jt_eaton 4358d 11h /
123 added support for ubuntu 12.10 jt_eaton 4373d 04h /
122 Moved Nexys2 from opencores.org to digilentinc.com
Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components
jt_eaton 4381d 07h /
121 cleaned up sims, added autogenerated test bench files
removed mrisc and experimental or1k code
jt_eaton 4401d 13h /
120 clean up componentGenerators names and directories
sim + lint now synthesis TestBench
jt_eaton 4419d 13h /
119 moved copyright files into /verilog
changed cde copyright to apache from gplv3
split out tools into separate subdirectories
changed design.xml files to socgen: namespace
jt_eaton 4454d 07h /
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs
jt_eaton 4489d 17h /
117 added yellow pages tools jt_eaton 4517d 11h /
116 added build_header
now use build_register for all spr components
resynced or1200 code back to use orbuild toolchain
jt_eaton 4552d 09h /
115 split or1200_cpu up into all ip-xact components
removed dead files
jt_eaton 4596d 13h /
114 moved or1200 connectivity out of verilog and into ip-xact
added or1200_boot block
removed force of 00 on lowest iwb_addr bits
jt_eaton 4608d 13h /
113 started refactoring or1200 jt_eaton 4614d 05h /
112 added more test sims
removed unneeded files
jt_eaton 4623d 18h /
111 split or1200 out into seperate test suite jt_eaton 4625d 12h /
110 split out more ip-xact components
added sw sources
jt_eaton 4637d 10h /
109 removed unused file jt_eaton 4640d 10h /
108 removed unneeded files jt_eaton 4641d 16h /
107 added designCfg files to all modules jt_eaton 4641d 18h /
106 checked in orp_soc project step 2 jt_eaton 4647d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.