URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 85

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	5094d 12h	/
84	removed unneeded files	jt_eaton	5144d 18h	/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	5144d 22h	/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	5159d 16h	/
81	morphing xml files to use 1685 removed log directories	jt_eaton	5180d 22h	/
80	now generate all sims and syns param and filelists for xml	jt_eaton	5210d 13h	/
79	removed unsupported code	jt_eaton	5216d 18h	/
78	removed unsupported fpga	jt_eaton	5216d 18h	/
77	now generate syn and cov Makefiles leave log and out files in sim/run directory	jt_eaton	5216d 19h	/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	5219d 00h	/
75	added linting using verilator	jt_eaton	5222d 16h	/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5227d 21h	/
73	removed dup png files	jt_eaton	5235d 21h	/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5235d 23h	/
71	ignore anything in work	jt_eaton	5242d 16h	/
70	ignore work	jt_eaton	5242d 16h	/
69	added work dir	jt_eaton	5242d 16h	/
68	moved to seperate components	jt_eaton	5245d 16h	/
67	updated installs	jt_eaton	5245d 16h	/
66	converted sims to use parameters added msp and 6502 software installs	jt_eaton	5246d 15h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] - Rev 85

Filtering Options