OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] - Rev 38

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 usbHostSlave - Added missing files sfielding 5898d 11h /
37 usbHostSlave - Release 2.0. Seperate host and slave top level modules, in addition the original combined host/slave. Improved cross clock domain synchronisation. Fixed wishbone ack bug. Improved fifo reset synchronisation. Added registers to support USB-PHY, ie USB voltage detect, pull-up enable, and full/low speed selection. Removed Altera SOPC component, removed SystemC testbench, and Aldec simulation. Added Icarus Verilog simulation. Added usbDevice sub-project sfielding 5898d 11h /
36 Revision 1.3 - Fixed input metastability and delay hazard issue sfielding 6053d 23h /
35 *** empty log message *** sfielding 6577d 05h /
34 *** empty log message *** sfielding 6577d 05h /
33 *** empty log message *** sfielding 6577d 09h /
32 *** empty log message *** sfielding 6577d 09h /
31 *** empty log message *** sfielding 6578d 04h /
30 *** empty log message *** sfielding 6578d 05h /
29 *** empty log message *** sfielding 6578d 09h /
28 *** empty log message *** sfielding 6578d 10h /
27 *** empty log message *** sfielding 6578d 10h /
26 *** empty log message *** sfielding 6578d 13h /
25 *** empty log message *** sfielding 6578d 13h /
24 Added SystemC test bench, and SOPC component sfielding 6578d 14h /
23 removed index.htm sfielding 6579d 04h /
22 Release 1.2 sfielding 6579d 08h /
21 This commit was manufactured by cvs2svn to create tag 'rel_01_01'. 6810d 06h /
20 Fixed RX clock recovery bug, and RX time out bug sfielding 6810d 06h /
19 This commit was manufactured by cvs2svn to create tag 'rel_01_00'. 6914d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.