OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 138

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 Change buffering to save one clock per instruction. simont 7828d 16h /
137 change to fit xrom. simont 7828d 21h /
136 registering outputs. simont 7828d 21h /
135 prepared start of receiving if ren is not active. simont 7834d 21h /
134 fix bug in case execution of two data dependent instructions. simont 7834d 21h /
133 fix bug in substraction. simont 7834d 23h /
132 change branch instruction execution (reduse needed clock periods). simont 7838d 15h /
131 prepare programs for new timing. simont 7838d 15h /
130 prepared programs for new timing. simont 7838d 15h /
129 updated... simont 7838d 15h /
128 chance idat_ir to 24 bit wide simont 7847d 22h /
127 fix bug (cyc_o and stb_o) simont 7847d 22h /
126 define OC8051_XILINX_RAMB added simont 7847d 22h /
125 update, add prescaler, rclk, tclk. simont 7847d 22h /
124 add support for external rom from xilinx ramb4 simont 7847d 22h /
123 fiz bug iv pcs operation. simont 7849d 18h /
122 deifne OC8051_ROM added simont 7852d 22h /
121 Change pc add value from 23'h to 16'h simont 7852d 22h /
120 defines for pherypherals added simont 7853d 19h /
119 remove signal sbuf_txd [12:11] simont 7853d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.