OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 162

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
162 initial inport. simont 7802d 07h /
161 fix file names. simont 7802d 07h /
160 initial inport. simont 7802d 07h /
159 initial inport. simont 7802d 07h /
158 fix bug. simont 7802d 07h /
157 change data output. simont 7802d 07h /
156 add FREQ paremeter. simont 7802d 07h /
155 add aditional tests. simont 7802d 07h /
154 File name fixed. simont 7803d 02h /
153 `ifdef added. simont 7804d 01h /
152 sub_result output added. simont 7804d 01h /
151 remove pc_r register. simont 7804d 01h /
150 fix some bugs. simont 7804d 01h /
149 pipelined acces to axternal instruction interface added. simont 7804d 01h /
148 include "8051_defines" added. simont 7804d 01h /
147 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7826d 02h /
146 fix bug in movc intruction. simont 7826d 02h /
145 fix bug in case of sequence of inc dptr instrucitons. simont 7831d 06h /
144 chsnge comp.des to des1 simont 7831d 06h /
143 add wire sub_result, conect it to des_acc and des1. simont 7831d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.