OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 fix some bugs simont 8004d 12h /
32 overflow repaired simont 8004d 12h /
31 fix some bugs simont 8011d 05h /
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8014d 11h /
29 fix some bugs simont 8014d 12h /
28 remove syn signal simont 8014d 12h /
27 fix some bugs simont 8014d 12h /
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8014d 14h /
25 divider and multiplier pass test markom 8015d 09h /
24 intensively tests all instructions markom 8015d 13h /
23 mul & div use 4 clocks simont 8016d 04h /
22 fix some bugs simont 8016d 04h /
21 mul bug fixed markom 8016d 09h /
20 multiplier and divider changed so they complete in 4 cycles markom 8016d 11h /
19 combinatorial loop removed simont 8017d 04h /
18 rst signal added simont 8020d 09h /
17 fix some bugs simont 8020d 09h /
16 inputs ram and op2 removed simont 8020d 09h /
15 commbinatorial loop removed simont 8020d 09h /
14 added signal ea_int simont 8020d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.