OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 *** empty log message *** simont 7943d 05h /
41 remove unused files simont 7943d 05h /
40 added sigals for interacting with external ram simont 7963d 07h /
39 added signals ack, stb and cyc simont 7970d 05h /
38 fix some bugs simont 7970d 05h /
37 added signals ack, stb and cyc simont 7970d 05h /
36 fix bugs in mode 0 simont 7970d 05h /
35 design docunemt simont 7971d 04h /
34 specification docunemt simont 7971d 04h /
33 fix some bugs simont 7971d 09h /
32 overflow repaired simont 7971d 10h /
31 fix some bugs simont 7978d 02h /
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 7981d 08h /
29 fix some bugs simont 7981d 09h /
28 remove syn signal simont 7981d 09h /
27 fix some bugs simont 7981d 09h /
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 7981d 11h /
25 divider and multiplier pass test markom 7982d 06h /
24 intensively tests all instructions markom 7982d 10h /
23 mul & div use 4 clocks simont 7983d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.