OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 add instruction cache and DELAY parameters for external ram, rom simont 7915d 19h /
67 add parameters for instruction cache simont 7915d 19h /
66 added xrom_test simont 7916d 15h /
65 add oc8051_icache and oc8051_cache_ram simont 7916d 15h /
64 signal es_int=1'b0 simont 7916d 15h /
63 initial import simont 7916d 15h /
62 fix bugs in instruction interface simont 7916d 15h /
61 fix bug simont 7917d 18h /
60 initial inport simont 7918d 18h /
59 add external rom simont 7922d 13h /
58 add external rom testing simont 7922d 13h /
57 add module oc8051_xrom simont 7922d 13h /
56 initial CVS input simont 7922d 13h /
55 added parameter DELAY simont 7922d 13h /
54 cahnge interface to instruction rom simont 7922d 13h /
53 initial CVS inport simont 7922d 14h /
52 fix bugs simont 7922d 14h /
51 fix bugs simont 7924d 18h /
50 fix bugs simont 7924d 19h /
49 verification added simont 7931d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.