OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 fix bug in interface to external data ram simont 8057d 19h /
71 add cache simont 8061d 19h /
70 initial import simont 8061d 19h /
69 add parameters simont 8061d 20h /
68 add instruction cache and DELAY parameters for external ram, rom simont 8061d 20h /
67 add parameters for instruction cache simont 8061d 20h /
66 added xrom_test simont 8062d 17h /
65 add oc8051_icache and oc8051_cache_ram simont 8062d 17h /
64 signal es_int=1'b0 simont 8062d 17h /
63 initial import simont 8062d 17h /
62 fix bugs in instruction interface simont 8062d 17h /
61 fix bug simont 8063d 19h /
60 initial inport simont 8064d 20h /
59 add external rom simont 8068d 15h /
58 add external rom testing simont 8068d 15h /
57 add module oc8051_xrom simont 8068d 15h /
56 initial CVS input simont 8068d 15h /
55 added parameter DELAY simont 8068d 15h /
54 cahnge interface to instruction rom simont 8068d 15h /
53 initial CVS inport simont 8068d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.