OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 122

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 converted float representations to hex sybreon 5951d 15h /
121 Added C/C++ compatible #ifdef statements sybreon 5952d 10h /
120 Basic version with some features left out. sybreon 5952d 10h /
119 Initial import. sybreon 5952d 10h /
118 Initial import. sybreon 5955d 02h /
117 added a rendezvous function sybreon 5960d 12h /
116 Added malloc() lock and unlock routines sybreon 5960d 13h /
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 5961d 11h /
114 changed MSR bits sybreon 5961d 11h /
113 initial checkin sybreon 5961d 11h /
112 *** empty log message *** sybreon 5961d 11h /
111 added static assert hack sybreon 5961d 11h /
110 added cache controls sybreon 5961d 14h /
109 added interrupt controls (may need to be factorised out) sybreon 5961d 15h /
108 changed semaphore case sybreon 5961d 15h /
107 Added new C++ files sybreon 5963d 07h /
106 Made code work with newlib's malloc(); sybreon 6032d 07h /
105 Patch interrupt bug. sybreon 6043d 02h /
104 Uses multiplier + barrel shifter as default. sybreon 6044d 10h /
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6044d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.