OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Added random seed for simulation. sybreon 6094d 10h /
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6095d 15h /
47 Added -msoft-float and -mxl-soft-div compiler flags. sybreon 6095d 16h /
46 Minor code cleanup. sybreon 6096d 12h /
45 Minor code cleanup. sybreon 6096d 12h /
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6097d 01h /
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6097d 02h /
42 Enable MSR_IE with software. sybreon 6097d 02h /
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6097d 17h /
40 Recommended to compile code with -O2/3/s sybreon 6108d 02h /
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6108d 02h /
38 Added interrupt support. sybreon 6253d 02h /
37 This commit was manufactured by cvs2svn to create tag 'AEMB_7_05'. 6266d 12h /
36 Removed asynchronous reset signal. sybreon 6266d 12h /
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6267d 08h /
34 Corrected speed issues after rev 1.9 update. sybreon 6267d 22h /
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6283d 05h /
32 Modified compilation sequence. sybreon 6283d 05h /
31 Removed byte acrobatics. sybreon 6283d 05h /
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6286d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.