URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] - Rev 31

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
31	Changed internal counter libraries. Split counter.vhd into separate files. Core is in same state as Verilog version now.	rherveille	8134d 13h	/
30	Fixed data-latch bug (posedge ata_diow instead of negedge ata_diow).	rherveille	8138d 11h	/
29	no message	rherveille	8145d 02h	/
28	renamed IO names revised document	rherveille	8145d 02h	/
27	renamed all files to 'atahost_***.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8145d 02h	/
26	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8145d 02h	/
25	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd' core is now equivalent to verilog version	rherveille	8145d 02h	/
24	Initial Verilog HDL release	rherveille	8145d 02h	/
23	Moved wishbone interface into 'atahost_wb_slave.v' Major revisions in all cores.	rherveille	8145d 02h	/
22	Added disclaimer Added CVS information Changed core for new internal counter libraries (synthesis fixes).	rherveille	8147d 06h	/
21	Changed atahost_top pin-information.	rherveille	8147d 06h	/
20	Some minor bug fixes	rherveille	8261d 02h	/
19	Changed RST_LVL define to parameter. Removed atahost_define.v	rherveille	8270d 08h	/
18	Changed dd_padoen_o portname into dd_pad_oe_o, because it is active high.	rherveille	8298d 11h	/
17	Changed top-level. Made asynchronous reset programmable.	rherveille	8304d 08h	/
16	- Added Test Bench - Added Synthesis scripts for Design Compiler - Fixed minor bug in atahost_top	rudi	8331d 07h	/
15	Changed filenames and top-level port names to be conform new OpenCores conventions	rherveille	8332d 05h	/
14	created new directory structure	rherveille	8344d 06h	/
13	no message	rherveille	8344d 06h	/
12	Fixed some blocking versus non-blocking statement issues.	rherveille	8351d 11h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ata

[/] - Rev 31

Filtering Options