OpenCores
URL https://opencores.org/ocsvn/axi4_tlm_bfm/axi4_tlm_bfm/trunk

Subversion Repositories axi4_tlm_bfm

[/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Refactored synthesis scripts. daniel.kho 3830d 08h /
29 Updated simulation scripts. daniel.kho 3830d 08h /
28 Temporarily remove simulation folder. daniel.kho 3830d 08h /
27 Updated simulation scripts. daniel.kho 3830d 08h /
26 Refactored simulation folders. daniel.kho 3830d 08h /
25 Refactored folders. daniel.kho 3830d 09h /
24 Updated simulation sources to reflect changes made for synthesis. daniel.kho 3830d 09h /
23 Added top-level user example used in technical paper. daniel.kho 3838d 03h /
22 Added pin assignments for BeMicro kit. Added demo top-level used in technical paper. daniel.kho 3838d 03h /
21 Added synthesis files for Vivado. The RTL have not yet been updated with the latest changes available in the Quartus version. daniel.kho 3841d 05h /
20 Updated simulation scripts. daniel.kho 3841d 05h /
19 Updated synthesis constraints and scripts. daniel.kho 3841d 05h /
18 Added hardware PRBS generator, modularised top-level by having separate file as the tester. daniel.kho 3841d 05h /
17 Added more pipelining, enhancements. Tested on BeMicro kit. daniel.kho 3841d 06h /
16 Moved transaction counter from BFM to user. This gives the user more control over the number of transactions. The BFM now treats this as an input. daniel.kho 3944d 02h /
15 [minor]: cleaned up sources. daniel.kho 3946d 08h /
14 Added simple reset logic and verified on hardware. Added PLL to supply test clock to SignalTap. daniel.kho 3954d 23h /
13 Fixed one-cycle extra read issue, occurring during fast read. Verified on hardware as well. daniel.kho 3955d 03h /
12 Used generic package instead of using tauhop.tlm (abstract package) directly, and updated corresponding context paths. Simulated fine with ModelSim 10.1b. [previous]: Previous update included synthesis fixes ported from simulation sources. daniel.kho 3964d 08h /
11 Synthesised design with bugfixes discovered during simulation. Basically, these bugfixes just checks the design's behaviour against the AXI spec, and make sure the assumptions match. daniel.kho 3966d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.