OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7651d 07h /
103 This commit was manufactured by cvs2svn to create tag 'complete_1'. 7653d 21h /
102 Little fixes (to fix warnings). mohor 7653d 21h /
101 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7657d 23h /
100 Synchronization changed. mohor 7657d 23h /
99 PCI_BIST replaced with CAN_BIST. mohor 7657d 23h /
98 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7663d 10h /
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7663d 10h /
96 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7663d 12h /
95 Virtual silicon ram instances added. simons 7663d 12h /
94 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7668d 23h /
93 synthesis full_case parallel_case fixed. mohor 7668d 23h /
92 clkout is clk/2 after the reset. mohor 7669d 07h /
91 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7669d 20h /
90 paralel_case and full_case compiler directives added to case statements. mohor 7669d 20h /
89 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7670d 18h /
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.
mohor 7670d 18h /
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7670d 18h /
86 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7672d 10h /
85 Typo fixed. mohor 7672d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.