OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 108

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
108 Fixed according to the linter. mohor 7659d 02h /
107 Fixed according to the linter. mohor 7659d 02h /
106 Unused signal removed. mohor 7665d 00h /
105 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7665d 14h /
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7665d 14h /
103 This commit was manufactured by cvs2svn to create tag 'complete_1'. 7668d 04h /
102 Little fixes (to fix warnings). mohor 7668d 04h /
101 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7672d 06h /
100 Synchronization changed. mohor 7672d 06h /
99 PCI_BIST replaced with CAN_BIST. mohor 7672d 06h /
98 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7677d 17h /
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7677d 17h /
96 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7677d 19h /
95 Virtual silicon ram instances added. simons 7677d 19h /
94 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7683d 06h /
93 synthesis full_case parallel_case fixed. mohor 7683d 06h /
92 clkout is clk/2 after the reset. mohor 7683d 14h /
91 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7684d 03h /
90 paralel_case and full_case compiler directives added to case statements. mohor 7684d 03h /
89 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7685d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.