URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 126

Rev	Log message	Author	Age	Path
126	Error counters fixed to be compatible with Bosch VHDL reference model. Small synchronization changes.	mohor	7556d 21h	/
125	Synchronization changed, error counters fixed.	mohor	7561d 03h	/
124	ALTERA_RAM supported.	mohor	7581d 09h	/
123	This commit was manufactured by cvs2svn to create tag 'rel_17'.		7588d 15h	/
122	This commit was manufactured by cvs2svn to create tag 'rel_16'.		7588d 15h	/
121	When detecting bus-free, signal bus_free_cnt_en was cleared to zero although the last sampled bit was zero instead of one.	mohor	7588d 15h	/
120	This commit was manufactured by cvs2svn to create tag 'rel_15'.		7597d 12h	/
119	Artisan RAMs added.	mohor	7597d 12h	/
118	Artisan RAM fixed (when not using BIST).	mohor	7597d 12h	/
117	Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need to be joined together on higher level.	mohor	7597d 12h	/
116	This commit was manufactured by cvs2svn to create tag 'rel_14'.		7603d 06h	/
115	Artisan ram instances added.	simons	7603d 06h	/
114	This commit was manufactured by cvs2svn to create tag 'rel_13'.		7630d 06h	/
113	This commit was manufactured by cvs2svn to create tag 'rel_12'.		7630d 06h	/
112	Tx and rx length are limited to 8 bytes regardless to the DLC value.	tadejm	7630d 06h	/
111	Fixed according to the linter. Case statement for data_out joined.	mohor	7632d 06h	/
110	Fixed according to the linter.	mohor	7632d 06h	/
109	Fixed according to the linter.	mohor	7632d 08h	/
108	Fixed according to the linter.	mohor	7632d 08h	/
107	Fixed according to the linter.	mohor	7632d 08h	/