OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 133

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7533d 10h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7533d 10h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7533d 10h /
130 mbist signals updated according to newest convention markom 7533d 10h /
129 Error counters changed. mohor 7549d 19h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7549d 19h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7549d 19h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7550d 15h /
125 Synchronization changed, error counters fixed. mohor 7554d 21h /
124 ALTERA_RAM supported. mohor 7575d 03h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7582d 09h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7582d 09h /
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7582d 09h /
120 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7591d 06h /
119 Artisan RAMs added. mohor 7591d 06h /
118 Artisan RAM fixed (when not using BIST). mohor 7591d 06h /
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7591d 06h /
116 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7597d 00h /
115 Artisan ram instances added. simons 7597d 00h /
114 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7624d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.