OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7340d 08h /
140 I forgot to thange one signal name. igorm 7395d 06h /
139 Signal bus_off_on added. igorm 7395d 06h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7434d 09h /
137 Header changed. mohor 7434d 09h /
136 Error counters changed. mohor 7434d 09h /
135 Header changed. mohor 7434d 09h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7542d 07h /
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7548d 18h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7548d 18h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7548d 18h /
130 mbist signals updated according to newest convention markom 7548d 18h /
129 Error counters changed. mohor 7565d 02h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7565d 03h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7565d 03h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7565d 23h /
125 Synchronization changed, error counters fixed. mohor 7570d 05h /
124 ALTERA_RAM supported. mohor 7590d 11h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7597d 17h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7597d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.