URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 143

Rev	Log message	Author	Age	Path
143	Bit acceptance_filter_mode was inverted.	igorm	7468d 22h	/
142	This commit was manufactured by cvs2svn to create tag 'rel_20'.		7487d 21h	/
141	Core improved to pass all tests with the Bosch VHDL Reference system.	igorm	7487d 21h	/
140	I forgot to thange one signal name.	igorm	7542d 19h	/
139	Signal bus_off_on added.	igorm	7542d 19h	/
138	Header changed. Address latched to posedge. bus_off_on signal added.	mohor	7581d 22h	/
137	Header changed.	mohor	7581d 22h	/
136	Error counters changed.	mohor	7581d 22h	/
135	Header changed.	mohor	7581d 22h	/
134	Active high/low problem when Altera devices are used. Bug fixed by Rojhalat Ibrahim.	mohor	7689d 20h	/
133	This commit was manufactured by cvs2svn to create tag 'rel_19'.		7696d 07h	/
132	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7696d 07h	/
131	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		7696d 07h	/
130	mbist signals updated according to newest convention	markom	7696d 07h	/
129	Error counters changed.	mohor	7712d 15h	/
128	This commit was manufactured by cvs2svn to create tag 'rel_18'.		7712d 16h	/
127	Fixing the core to be Bosch VHDL Reference compatible.	mohor	7712d 16h	/
126	Error counters fixed to be compatible with Bosch VHDL reference model. Small synchronization changes.	mohor	7713d 12h	/
125	Synchronization changed, error counters fixed.	mohor	7717d 18h	/
124	ALTERA_RAM supported.	mohor	7738d 00h	/