URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 146

Rev	Log message	Author	Age	Path
146	This commit was manufactured by cvs2svn to create tag 'rel_22'.		7166d 03h	/
145	Arbitration bug fixed.	igorm	7166d 03h	/
144	This commit was manufactured by cvs2svn to create tag 'rel_21'.		7312d 19h	/
143	Bit acceptance_filter_mode was inverted.	igorm	7312d 19h	/
142	This commit was manufactured by cvs2svn to create tag 'rel_20'.		7331d 18h	/
141	Core improved to pass all tests with the Bosch VHDL Reference system.	igorm	7331d 18h	/
140	I forgot to thange one signal name.	igorm	7386d 16h	/
139	Signal bus_off_on added.	igorm	7386d 16h	/
138	Header changed. Address latched to posedge. bus_off_on signal added.	mohor	7425d 19h	/
137	Header changed.	mohor	7425d 19h	/
136	Error counters changed.	mohor	7425d 19h	/
135	Header changed.	mohor	7425d 19h	/
134	Active high/low problem when Altera devices are used. Bug fixed by Rojhalat Ibrahim.	mohor	7533d 17h	/
133	This commit was manufactured by cvs2svn to create tag 'rel_19'.		7540d 04h	/
132	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7540d 04h	/
131	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		7540d 04h	/
130	mbist signals updated according to newest convention	markom	7540d 04h	/
129	Error counters changed.	mohor	7556d 12h	/
128	This commit was manufactured by cvs2svn to create tag 'rel_18'.		7556d 13h	/
127	Fixing the core to be Bosch VHDL Reference compatible.	mohor	7556d 13h	/