OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Actel APA ram changed. Now synchronous read is used. mohor 7887d 04h /
48 Actel APA ram supported. mohor 7887d 04h /
47 Data is latched on read. mohor 7887d 04h /
46 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7897d 03h /
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.
mohor 7897d 03h /
44 When bit error occured while active error flag was transmitted, counter was
not incremented.
mohor 7897d 04h /
43 Directory keeper. mohor 7897d 10h /
42 Initial version of the project. mohor 7897d 10h /
41 Incomplete sensitivity list fixed. mohor 7897d 12h /
40 Typo fixed. mohor 7897d 12h /
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.
mohor 7897d 13h /
38 Temporary backup version (still fully operable). mohor 7899d 03h /
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7899d 03h /
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.
mohor 7899d 03h /
35 Several registers added. Not finished, yet. mohor 7902d 07h /
34 Errors monitoring improved. arbitration_lost improved. mohor 7904d 13h /
33 abort_tx added. mohor 7904d 13h /
32 abort_tx added. Bit destuff fixed. mohor 7904d 13h /
31 Wishbone interface added. mohor 7906d 02h /
30 CAN is working according to the specification. WB interface and more
registers (status, IRQ, ...) needs to be added.
mohor 7906d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.