OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 unix. mohor 7771d 18h /
64 *** empty log message *** mohor 7771d 18h /
63 ALE changes on negedge of clk. mohor 7777d 15h /
62 can_cs signal used for generation of the cs. mohor 7777d 15h /
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.
mohor 7780d 05h /
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.
mohor 7780d 06h /
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.
mohor 7780d 07h /
58 timescale.v is used for simulation only. mohor 7780d 18h /
57 Mux used for clkout to avoid "gated clocks warning". mohor 7780d 18h /
56 Doubled declarations removed. mohor 7781d 17h /
55 wire declaration added. mohor 7781d 18h /
54 This commit was manufactured by cvs2svn to create tag 'branch-release-1-0'. 7786d 19h /
53 CAN pins located. mohor 7786d 19h /
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7786d 19h /
51 Xilinx RAM added. mohor 7786d 20h /
50 Top level signal names changed. mohor 7786d 20h /
49 Actel APA ram changed. Now synchronous read is used. mohor 7790d 12h /
48 Actel APA ram supported. mohor 7790d 12h /
47 Data is latched on read. mohor 7790d 12h /
46 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7800d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.