URL https://opencores.org/ocsvn/common/common/trunk

Subversion Repositories common

[/] - Rev 41

Rev	Log message	Author	Age	Path
41	Changed synthesizeable FPGA memory implementation. Fixed some issues with Xilinx BlockRAM	rherveille	7932d 06h	/
40	Updated PDF.	lampret	7976d 08h	/
39	Added Richard's feedback.	lampret	7978d 09h	/
38	Undeleted	mohor	7998d 23h	/
37	no message	bbeaver	8235d 05h	/
36	minor changes: unified with all common rams	samg	8255d 13h	/
35	corrected output: output not valid if ce low	samg	8255d 18h	/
34	added valid checks to behvioral model	samg	8255d 19h	/
33	added checks and task in behavioral section	samg	8256d 20h	/
32	no message	bbeaver	8258d 01h	/
31	no message	bbeaver	8262d 02h	/
30	no message	bbeaver	8263d 01h	/
29	got timing checks mostly correct No functional stuff yet	bbeaver	8263d 01h	/
28	no message	bbeaver	8264d 02h	/
27	no message	bbeaver	8265d 01h	/
26	no message	bbeaver	8266d 00h	/
25	no message	bbeaver	8267d 02h	/
24	no message	bbeaver	8269d 03h	/
23	no message	bbeaver	8270d 03h	/
22	no message	bbeaver	8270d 06h	/