OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Port signals are all set to zero after reset. mohor 7459d 04h /
120 test stall_test added. mohor 7459d 07h /
119 cpu_stall_o activated as soon as bp occurs. mohor 7459d 08h /
118 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7461d 04h /
117 Define name changed. mohor 7461d 04h /
116 Data latching changed when testing WB. mohor 7461d 04h /
115 More debug data added. mohor 7461d 08h /
114 CRC generation iand verification in bench changed. mohor 7461d 09h /
113 IDCODE test improved. mohor 7461d 10h /
112 dbg_tb_defines.v not used. mohor 7462d 05h /
111 Define tap_defines.v added to test bench. mohor 7462d 05h /
110 Waiting for "ready" improved. mohor 7462d 06h /
109 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7462d 11h /
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7462d 11h /
107 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7463d 09h /
106 Sensitivity list updated. simons 7463d 09h /
105 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7464d 00h /
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7464d 00h /
103 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7464d 00h /
102 New version. mohor 7464d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.