OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 122

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7443d 11h /
121 Port signals are all set to zero after reset. mohor 7443d 11h /
120 test stall_test added. mohor 7443d 13h /
119 cpu_stall_o activated as soon as bp occurs. mohor 7443d 14h /
118 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7445d 10h /
117 Define name changed. mohor 7445d 10h /
116 Data latching changed when testing WB. mohor 7445d 10h /
115 More debug data added. mohor 7445d 14h /
114 CRC generation iand verification in bench changed. mohor 7445d 15h /
113 IDCODE test improved. mohor 7445d 16h /
112 dbg_tb_defines.v not used. mohor 7446d 11h /
111 Define tap_defines.v added to test bench. mohor 7446d 11h /
110 Waiting for "ready" improved. mohor 7446d 12h /
109 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7446d 17h /
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7446d 17h /
107 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7447d 15h /
106 Sensitivity list updated. simons 7447d 15h /
105 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7448d 06h /
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7448d 06h /
103 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7448d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.