OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 138

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 Temp version before changing dbg interface. igorm 7370d 11h /
137 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7374d 12h /
136 Table describing chain codes added. igorm 7374d 12h /
135 'hz changed to 1'hz because Icarus complains. igorm 7377d 11h /
134 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7378d 10h /
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7378d 10h /
132 Documentation updated. Many missing things added. igorm 7378d 10h /
131 Documentation updated. Many missing things added. igorm 7378d 10h /
130 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7420d 09h /
129 New documentation. mohor 7420d 09h /
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7422d 17h /
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7425d 16h /
126 run_sim.scr renamed to run_sim for VATS. mohor 7425d 16h /
125 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7427d 13h /
124 Display for VATS added. mohor 7427d 13h /
123 All flipflops are reset. mohor 7427d 13h /
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7430d 13h /
121 Port signals are all set to zero after reset. mohor 7430d 13h /
120 test stall_test added. mohor 7430d 16h /
119 cpu_stall_o activated as soon as bp occurs. mohor 7430d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.