OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 140

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
140 CRC checking of incoming CRC added to all tasks. igorm 7360d 12h /
139 New release of the debug interface (3rd. release). igorm 7362d 14h /
138 Temp version before changing dbg interface. igorm 7368d 18h /
137 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7372d 19h /
136 Table describing chain codes added. igorm 7372d 19h /
135 'hz changed to 1'hz because Icarus complains. igorm 7375d 19h /
134 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7376d 17h /
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7376d 17h /
132 Documentation updated. Many missing things added. igorm 7376d 17h /
131 Documentation updated. Many missing things added. igorm 7376d 18h /
130 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7418d 17h /
129 New documentation. mohor 7418d 17h /
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7421d 00h /
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7424d 00h /
126 run_sim.scr renamed to run_sim for VATS. mohor 7424d 00h /
125 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7425d 21h /
124 Display for VATS added. mohor 7425d 21h /
123 All flipflops are reset. mohor 7425d 21h /
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7428d 21h /
121 Port signals are all set to zero after reset. mohor 7428d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.