OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Three more chains added for cpu debug access. simons 7737d 21h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7765d 21h /
61 Lapsus fixed. simons 7765d 21h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7765d 21h /
59 Reset value for riscsel register set to 1. simons 7765d 21h /
58 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7765d 23h /
57 Multiple cpu support added. simons 7765d 23h /
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.
mohor 8032d 19h /
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.
mohor 8032d 19h /
54 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8032d 21h /
53 Trst active high. Inverted on higher layer. mohor 8032d 21h /
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 8032d 21h /
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 8060d 08h /
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 8060d 09h /
49 This commit was manufactured by cvs2svn to create tag 'sdram_test_working'. 8215d 20h /
48 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8215d 20h /
47 mon_cntl_o signals that controls monitor mux added. mohor 8215d 20h /
46 Asynchronous reset used instead of synchronous. mohor 8224d 02h /
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8230d 22h /
44 Signal names changed to lower case. mohor 8230d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.