OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 Lower two address lines must be always zero. simons 7583d 23h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7584d 22h /
65 WB_CNTL register added, some syncronization fixes. simons 7584d 22h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7604d 23h /
63 Three more chains added for cpu debug access. simons 7604d 23h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7632d 23h /
61 Lapsus fixed. simons 7632d 23h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7632d 23h /
59 Reset value for riscsel register set to 1. simons 7632d 23h /
58 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7633d 00h /
57 Multiple cpu support added. simons 7633d 00h /
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7899d 21h /
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7899d 21h /
54 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7899d 22h /
53 Trst active high. Inverted on higher layer. mohor 7899d 22h /
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7899d 22h /
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7927d 10h /
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7927d 11h /
49 This commit was manufactured by cvs2svn to create tag 'sdram_test_working'. 8082d 22h /
48 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8082d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.