OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 MBIST chain connection fixed. mohor 7558d 04h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7558d 05h /
75 Simulation files. mohor 7558d 05h /
74 Removed. mohor 7558d 05h /
73 CRC logic changed. mohor 7558d 05h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7560d 12h /
71 Mbist support added. simons 7560d 12h /
70 A pdf copy of existing doc document. simons 7567d 14h /
69 WBCNTL added, multiple CPU support described. simons 7588d 03h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7593d 08h /
67 Lower two address lines must be always zero. simons 7593d 08h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7594d 07h /
65 WB_CNTL register added, some syncronization fixes. simons 7594d 07h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7614d 08h /
63 Three more chains added for cpu debug access. simons 7614d 08h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7642d 08h /
61 Lapsus fixed. simons 7642d 08h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7642d 08h /
59 Reset value for riscsel register set to 1. simons 7642d 08h /
58 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7642d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.