OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 Modified 'Adventure' demo to use new support code ja_rd 4797d 01h /
176 Modified 'hello' to use new support code
NOTE: the 'OPCODE EMULATOR' mentioned below is the TRAP HANDLER
The SW opcode emulation has been working for months		 ja_rd 4797d 01h /
175 Updated support library
Removed spurious dependence to accursed '_impure_ptr'		 ja_rd 4797d 01h /
174 started to add branch emulation to opcode emulator ja_rd 4797d 01h /
173 New version of support code, still incomplete. ja_rd 4797d 01h /
172 Added new version of support code, still incomplete ja_rd 4798d 16h /
171 CPU bug fix: MFC0 instructions aborted by privilege trap should not modify any register ja_rd 4799d 18h /
170 Fixed bug in optional emulation of EXT, INS ja_rd 4800d 04h /
169 Fixed bug in emulation of CLO instruction
Added support for simulated hardware IRQs (incomplete)		 ja_rd 4800d 04h /
168 Updated 'opcodes' simulation script to NOT use simulated mips32 instructions and trap instead (as the real CPU does) ja_rd 4800d 05h /
167 Updated simulation script for 'hello' sample: now uses function call log.
It is useless in this demo, but it shows how to use it.		 ja_rd 4800d 06h /
166 Modified simulator, added some debug functionality:
- Optional emulation of some MIPS32r2 opcodes
- Function call trace log using map file (crude implementation)

Plus a few small bug fixes		 ja_rd 4800d 06h /
165 Added (very early draft, very incomplete) reserved opcode trap handler.
Updated opcode tester to test some emulated mips32 opcodes using the trap handler.		 ja_rd 4805d 14h /
164 Minor typo fixes in source file ja_rd 4805d 14h /
163 SW simulator update:
Better disassembly format (hastily tested)
New parameters: start address, breakpoint address, whether or not to trap reserved opcodes		 ja_rd 4805d 15h /
162 Fixed stupid mistake in headers (date of project) ja_rd 4806d 06h /
161 Added GPL license info to the vhdl headers
This project is becoming respectable :)		 ja_rd 4806d 06h /
160 BUG FIX: the cache init code was messing the BSS initialization ja_rd 4807d 08h /
159 bug detected but not fixed in cpu
(1st instruction after entering user mode is executed in kernel mode)		 ja_rd 4807d 15h /
158 removed file from TB directory which was committed by mistake ja_rd 4807d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.