OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 215

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
215 First draft of MIPS SoC
Still unused by any of the code samples.
Eventually will replace the mips_mcu entity
ja_rd 4432d 17h /
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4433d 01h /
213 Memory test application updated -- added extra-simple D-Cache test.
The new test is a row of back-to-back I/O reads and writes.
This test triggers a bug in the cache that has been already fixed.
ja_rd 4433d 01h /
212 BUG FIX: sequences of back-to-back I/O reads or writes didn't work.
The stall conditions were wrong for those cases.
Minor cleanup of the comments
ja_rd 4433d 01h /
211 Included a simulated block of I/O regs in the test bench for easing some cache tests. ja_rd 4433d 01h /
210 Added new Tex sources
New doc sources organized according to Tex guidelines
ja_rd 4612d 12h /
209 Documentation reorganization
Updated PDF committed
Old Tex sources removed
Old plain text file removed
ja_rd 4612d 12h /
208 Bug fix in SW simulator
Crashed when a function call trace log was requested with missing map file
ja_rd 4698d 19h /
207 Simulation memories now modelled with shared variables and not signals.
This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude
ja_rd 4711d 21h /
206 Fixed SygnalSpy function calls for compatibility with older versions of Modelsim ja_rd 4711d 21h /
205 Fixed bug in test bench interface to CPU ja_rd 4732d 20h /
204 Bug fixed in simulation script (Thank you Khadijeh!) ja_rd 4732d 20h /
203 Opcode test program prepared to test interrupts
(by using special simulated hardware in the test bench)
More changes to come, this is just the first commit of many
ja_rd 4746d 20h /
202 Modelsim wave window script tidied up a bit
This is mostly useless anyway
ja_rd 4746d 20h /
201 Minor fixes to code comments ja_rd 4746d 20h /
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface
ja_rd 4746d 20h /
199 Fixed missing references ja_rd 4747d 13h /
198 Added new version of the project doc in LaTeX ja_rd 4747d 13h /
197 Updated readme stuff for the code samples ja_rd 4748d 11h /
196 Marked old TB template as obsolete.
I'm not comfortable removing it yet. Silly, that.
ja_rd 4748d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.