OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 changes in simulation test benches:
Simulation length now configurable from the python script
Console output logged to file, not to modelsim's window		 ja_rd 4901d 04h /
23 Unimplemented instruction are now trapped (barely tested) ja_rd 4901d 04h /
22 FIXED killer bug in instruction decoder for beq & mfc0
Decoding was incomplete and beq was using wrong ALU input		 ja_rd 4902d 01h /
21 Converted multiplier module reset to synchronous ja_rd 4902d 12h /
20 Updated file list ja_rd 4902d 12h /
19 Updated main doc after adding multiplier
Fixed some glaring errors and typos		 ja_rd 4902d 12h /
18 pre-generated simulation test bench 'hello world' adapted to
new mult module		 ja_rd 4902d 14h /
17 dual-ram-block test bench template updated for new mult module ja_rd 4902d 14h /
16 SW simulator now shows HI and LO in status ja_rd 4902d 14h /
15 Added mult module to sim script ja_rd 4902d 14h /
14 Opcode test now has mul/div tests enabled by default ja_rd 4902d 14h /
13 single-ram-block test bench template updated for new mult module ja_rd 4902d 14h /
12 Adapted multiplier unit from Plasma ja_rd 4902d 14h /
11 SW signed multiplication simulation now lets compiler do the 64-bit arithmetic ja_rd 4903d 02h /
10 Doc update: exceptions as per MIPS standard ja_rd 4903d 16h /
9 Trap handling now works as in the MIPS specs:
EPC points to victim instruction (break/syscall)
Opcode test modified accordingly		 ja_rd 4903d 16h /
8 Trap handling now works as in the MIPS specs:
EPC points to victim instruction (break/syscall)		 ja_rd 4903d 16h /
7 Traps are now simulated as per MIPS specifications:
EPC point to victim instruction (break/syscall)		 ja_rd 4903d 16h /
6 Fix: BREAK now aborts load and jump instructions properly ja_rd 4903d 18h /
5 SW simulator now logs failed assertions instead of quitting ja_rd 4903d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.