OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Completed decoding of instructions
(to prevent side effects of invalid opcodes)
ja_rd 4919d 16h /
29 opcode test updated:
supports CP0 cause register and traps in delay slots
tests that traps abort next instruction in all cases
ja_rd 4919d 17h /
28 Core updated:
supports CP0 cause register and traps in delay slots
traps abort next instruction in all cases (incl. jumps/L*/S*)
ja_rd 4919d 17h /
27 SW simulator updated: now supports CP0 cause register and traps in delay slots ja_rd 4919d 19h /
26 changes in simulation test benches:
Simulation length now configurable from the python script
Console output logged to file, not to modelsim's window
ja_rd 4919d 22h /
25 opcode test:
HO and LO registers tested along with mul/div and not separately
ja_rd 4919d 22h /
24 changes in simulation test benches:
Simulation length now configurable from the python script
Console output logged to file, not to modelsim's window
ja_rd 4919d 22h /
23 Unimplemented instruction are now trapped (barely tested) ja_rd 4919d 22h /
22 FIXED killer bug in instruction decoder for beq & mfc0
Decoding was incomplete and beq was using wrong ALU input
ja_rd 4920d 20h /
21 Converted multiplier module reset to synchronous ja_rd 4921d 06h /
20 Updated file list ja_rd 4921d 06h /
19 Updated main doc after adding multiplier
Fixed some glaring errors and typos
ja_rd 4921d 06h /
18 pre-generated simulation test bench 'hello world' adapted to
new mult module
ja_rd 4921d 09h /
17 dual-ram-block test bench template updated for new mult module ja_rd 4921d 09h /
16 SW simulator now shows HI and LO in status ja_rd 4921d 09h /
15 Added mult module to sim script ja_rd 4921d 09h /
14 Opcode test now has mul/div tests enabled by default ja_rd 4921d 09h /
13 single-ram-block test bench template updated for new mult module ja_rd 4921d 09h /
12 Adapted multiplier unit from Plasma ja_rd 4921d 09h /
11 SW signed multiplication simulation now lets compiler do the 64-bit arithmetic ja_rd 4921d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.