URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 34

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
34	default data address moved to 0x80000000 makefiles and readme files updated accordingly	ja_rd	4898d 21h	/
33	bin2hdl now can initialize 16-bit wide memories	ja_rd	4898d 21h	/
32	slite: catch 1-instruction endless loops now can run unattended; will stop at the end of main()	ja_rd	4898d 22h	/
31	Major refactor in slite: supports memory map with more than 1 block indentation made homogeneous unused code removed	ja_rd	4898d 22h	/
30	Completed decoding of instructions (to prevent side effects of invalid opcodes)	ja_rd	4900d 18h	/
29	opcode test updated: supports CP0 cause register and traps in delay slots tests that traps abort next instruction in all cases	ja_rd	4900d 19h	/
28	Core updated: supports CP0 cause register and traps in delay slots traps abort next instruction in all cases (incl. jumps/L/S)	ja_rd	4900d 19h	/
27	SW simulator updated: now supports CP0 cause register and traps in delay slots	ja_rd	4900d 20h	/
26	changes in simulation test benches: Simulation length now configurable from the python script Console output logged to file, not to modelsim's window	ja_rd	4901d 00h	/
25	opcode test: HO and LO registers tested along with mul/div and not separately	ja_rd	4901d 00h	/
24	changes in simulation test benches: Simulation length now configurable from the python script Console output logged to file, not to modelsim's window	ja_rd	4901d 00h	/
23	Unimplemented instruction are now trapped (barely tested)	ja_rd	4901d 00h	/
22	FIXED killer bug in instruction decoder for beq & mfc0 Decoding was incomplete and beq was using wrong ALU input	ja_rd	4901d 21h	/
21	Converted multiplier module reset to synchronous	ja_rd	4902d 08h	/
20	Updated file list	ja_rd	4902d 08h	/
19	Updated main doc after adding multiplier Fixed some glaring errors and typos	ja_rd	4902d 08h	/
18	pre-generated simulation test bench 'hello world' adapted to new mult module	ja_rd	4902d 10h	/
17	dual-ram-block test bench template updated for new mult module	ja_rd	4902d 10h	/
16	SW simulator now shows HI and LO in status	ja_rd	4902d 10h	/
15	Added mult module to sim script	ja_rd	4902d 10h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] - Rev 34

Filtering Options