URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 51

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
51	Adapted simulation and synth templates for cache module	ja_rd	4940d 15h	/
50	New code sample: memtest Tests external RAM	ja_rd	4940d 15h	/
49	'hello' demo: updated to use new cache module No longer uses temporary hacks or custom linker script	ja_rd	4940d 15h	/
48	Temporary fix to memory decoding constants	ja_rd	4940d 15h	/
47	Pre-generated simulation test benches updated	ja_rd	4940d 15h	/
46	First version of cache: stub, 1-word cache Stub cache tested on simulation and HW, just a stub Adapted CPU stall logic to 1st version of cache Adapted all other modules for compatibility with cache	ja_rd	4940d 15h	/
45	Fixed some typos in the main doc	ja_rd	4942d 10h	/
44	slite: cleaned up memory allocation/deallocation code	ja_rd	4942d 19h	/
43	added comments to dummy 'cache' stub	ja_rd	4942d 23h	/
42	Added cache stub module, plus related test bench	ja_rd	4944d 17h	/
41	Updated main project doc	ja_rd	4944d 17h	/
40	pre-generated 'hello' demo updated	ja_rd	4944d 17h	/
39	Updated main project doc	ja_rd	4944d 18h	/
38	Minor changes in header comments	ja_rd	4944d 18h	/
37	functions added to package for standard address decoding	ja_rd	4944d 18h	/
36	pre-generated simulation test bench TB1 updated for compatibility to other changes	ja_rd	4944d 18h	/
35	CPU mem_wait logic updated to work with cache	ja_rd	4944d 18h	/
34	default data address moved to 0x80000000 makefiles and readme files updated accordingly	ja_rd	4944d 18h	/
33	bin2hdl now can initialize 16-bit wide memories	ja_rd	4944d 18h	/
32	slite: catch 1-instruction endless loops now can run unattended; will stop at the end of main()	ja_rd	4944d 19h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] - Rev 51

Filtering Options