OpenCores
URL https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk

Subversion Repositories iso7816_3_master

[/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 tpdu level tasks
inverse convention
acapola 4913d 17h /
14 Task to send strings as bytes improved acapola 4916d 17h /
13 Corrections in analyzer to handle TDi and historical bytes in ATR and PPS
todo: handle inverse convention
acapola 4917d 20h /
12 pps sequence added to test bench
endOfTx added to TxCore
acapola 4928d 16h /
11 added BSD licence header to files acapola 4928d 20h /
10 communication direction probe added acapola 4928d 22h /
9 parity convention fixed acapola 4934d 18h /
8 acapola 4936d 17h /
7 - rx/tx use "cyclesPerEtu" input
- "stopBit" status bit timing fixed
- analyzer: "lastByte" and "bytesCnt" functional
acapola 4937d 16h /
6 analyzer added to test bench, not functional yet... acapola 4938d 16h /
5 draft of t=0 protocol analyzer (to ease debuging, and eventually as an ip itself) acapola 4939d 17h /
4 Basic test bench completed for T=0: a card send ATR, reader send a command
TODO: add cycles/ETU management (start at 372, then adjust in case of PPS...)
acapola 4940d 17h /
3 initial draft, not functional yet acapola 4947d 18h /
2 acapola 4947d 19h /
1 The project and the structure was created root 4948d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.