OpenCores
URL https://opencores.org/ocsvn/manchesterwireless/manchesterwireless/trunk

Subversion Repositories manchesterwireless

[/] - Rev 14

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 Removed Xilinx warning caused by missing signals in sensitivity list kingmu 5507d 03h /
13 Merged rewrite of singleDouble into trunk kingmu 5508d 01h /
12 Trivial updates kingmu 5514d 07h /
11 This is a perl model which functionally simulates manchester encoding and decoding. thiagu_comp 5515d 17h /
10 This folder contains the perl model, which functionally simulates manchester encoding and decoding. This can be used to validate the HDL model. thiagu_comp 5515d 17h /
9 Modified next state logic to avoid gated clock on net clock_zero_en_0000 during bitgen process. As a default case the counter enables are de-asserted. thiagu_comp 5518d 18h /
8 Removed old singleDouble and added .ucf kingmu 5521d 20h /
7 Added new singleDouble files kingmu 5521d 20h /
6 Branching trunk to experiment with new singleDouble module kingmu 5521d 21h /
5 Tagging 1.0 release kingmu 5522d 06h /
4 Updated simulation files to reflect new module names kingmu 5527d 01h /
3 Renamed files/modules. Added documentation. kingmu 5527d 01h /
2 initial commit kingmu 5528d 02h /
1 The project was created and the structure was created root 5534d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.