OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] - Rev 14

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 Minor fixes to testbench ... rudi 8356d 20h /
13 Fixed Register reads
Tightened up timing for register rd/wr
rudi 8394d 18h /
12 Changed Reset to be active high and async. rudi 8404d 21h /
11 *** empty log message *** rudi 8418d 08h /
10 Fixed the TMS register setup to be tight and correct. rudi 8426d 19h /
9 Many fixes for minor bugs that showed up in gate level simulations. rudi 8426d 19h /
8 - Changed IO names to be more clear.
- Uniquifyed define names to be core specific.
- Removed "Refresh Early" configuration
rudi 8449d 13h /
7 Added Directory Tree Description to README file rudi 8452d 13h /
6 Added Memory controller spec rudi 8461d 13h /
5 *** empty log message *** rudi 8461d 14h /
4 1) Changed Directory Structure
2) Fixed several minor bugs
rudi 8461d 14h /
3 This commit was manufactured by cvs2svn to create tag 'start'. 8538d 12h /
2 Created Directory Structure rudi 8538d 12h /
1 Standard project directories initialized by cvs2svn. 8538d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.